Home / Opportunities / Principal Design Engineer
C

Principal Design Engineer

Cadence Design Systems, Inc.

Pune, Maharashtra, India Full time July 16, 2026
Apply Now Similar Opportunities

Opportunity Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Performance Modeling Engineer

Location – India (Pune)

Summary

We are looking for modeling engineers to help develop performance models, perform architectural tradeoff analysis, and enable data driven design decisions for our next generation DDR memory controller architectures that can meet today’s complex SoC and workload requirements. Hardware modelling experience (C++/SystemC/TLM/Python) and computer architecture foundation is desired.

Responsibilities

  • Develop cycle-level performance models in SystemC or C++
  • Correlate performance models to match RTL configurations and traffic conditions
  • Work with Memory Architects to understand feature requirements, architectural specifications and implement in the model
  • Analyze architectural trade-offs (throughput, hardware cost) across ...
    • Full time Engineers

    Interested in this opportunity? Apply now through Expertini.

    Apply for this Position

    Opportunity Details

    Location Pune, Maharashtra
    Country India
    Type Full time
    Category Engineers
    Posted July 16, 2026
    Deadline August 25, 2026

    About Cadence Design Systems, Inc.

    C

    Cadence Design Systems, Inc.

    Pune, India