C

Lead Design Engineer

Cadence Design Systems, Inc.

Pune, Maharashtra, India Full time June 12, 2026

Opportunity Description

Description

(what the role does)
  • Technical interface for customer
  • Support customer Pre-post silicon SOC teams from initial PCIe Controller integration and bring-up.
  • Work closely with PCIe R&D team and Field Application Engineers
  • Update PCIe team with the latest customer feedback and competitive analysis.
  • Work closely with Physical design team and RTL team to understand chip architecture, hierarchy.
  • Perform RTL simulation to verify functionality.
  • We’re doing work that matters. Help us solve what others can’t.

    Full time Engineers

    Interested in this opportunity? Apply now through Expertini.

    Apply for this Position